Physical Design Engineer

Job Description
Job Description Creates bottomsup elements of chip design including but not limited to Device cell and blocklevel layouts Blocklevel floor plans abstract view generation RC extraction and schematic layout verification and debug using phases of physical design development including parasitic extraction clock generation custom polygon editing autoplace and route algorithms floor planning fullchip assembly RV DFM Density and verification Troubleshoots design issues and applies proactive intervention May schedule staffing execution and verification of complex chips development and execution of project methodologies andor flow developments

Qualifications

Minimum Requirements Education You should possess a BE or BTech or equivalent technical degree in Electronics Electrical engineering with knowledge in Layout Designing ExperienceSkills Additional qualifications include Proficiency in multiple levels of layout design which includes data path register files and standard cell designs Proficiency in floor planning activities which include FUBunit level assembly routing and integration of custom blocks in to the FC floorplan Ability to comprehend issues of RC delay electromigration selfheating and cross capacitance Ability to recognize failure prone layout structures and proactively contact engineers for guidance and produce electrically robust layout

Inside this Business Group

The Core and Client Development Group (C2DG) is a worldwide organization focused on the development and integration of SOCs, Core ™, and critical IPs that power Intel's leadership products, driving most of the Client roadmap for CCG, Delivering Server First Cores that enable continued growth for DCG and invest in future disruptive technologies.