Apply Now    
Job ID: JR0172883
Job Category: Engineering
Primary Location: Hillsboro, OR US
Other Locations:
Job Type: Experienced Hire

Power Management System Architect

Job Description

The Data Center Platform Architecture Integration and Validation (PAIV) team is looking for an At Scale Validation Architect to join their dynamic and growing organization. At Intel, we are building new and exciting memory technologies to drive innovation in the datacenter. That requires us to bring in new Technical Leaders who can steer us to success and help build new products with these technologies.

You will bring your broad understanding of multiple system areas and interfaces with Architecture, Design, and post-silicon Validation teams in improving at scale validation content and providing feedback for future at scale platform level remote debug features.

The scope of the deliverable will vary based on the target platform and specific issue at hand. Hence you must have a solid big picture across the System.

In this role, you will be responsible for:

  • Creating, defining, and developing the at scale system validation environment and test plans.

  • Use and apply platform level tools and techniques to ensure performance to spec.

  • Validation, enablement, and debugging of current and upcoming at scale cloud native technologies on server products.

  • Development of methodologies, execution of validation plans, and debug of failures.


You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a positive factor in identifying top candidates. Requirements listed may be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Minimum Requirements:

The candidate must have a Master's degree in Electrical Engineering, Computer Engineering or a related field.

Minimum Qualifications:

Minimum 5+ years of experience in:

  • Platform Debug Stability and/or Mean Time Between Failure (MTBF) Validation methodologies.

  • Experience with X86 and/or systems architecture.

  • Silicon and/or platform validation.

Preferred qualifications:

  • Experience with BIOS/Firmware and silicon debug.

  • Memory architecture.

Inside this Business Group

The Data Platforms Engineering and Architecture (DPEA) Group invents, designs & builds the world's most critical computing platforms which fuel Intel's most important business and solve the world's most fundamental problems. DPEA enables that data center which is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

USExperienced HireJR0172883
Apply Now    

What would you like to do now?

Student Center

Find out more about working at Intel

Learn more
Hiring Process

Hiring Process

Learn more

Grow your network of opportunities