Strong knowledge of DFT architectures & methodologies which includes Scan, ATPG, Mbist, BScan, IO DFx, analog DFT, JTAG, Boundary scan etc and proven knowledge of Verilog & System Verilog, RTL design and micro-architecture skills. Strong knowledge of SoC tools/methodology ( VCS, Synthesis, Spyglass, Tessent Industry standard ATPG/MBIST tools design compiler etc. and also DFT design on Physical design highly desirable). In addition, this position requires interaction and fulfilling the requirements of Intel's post-silicon/ATE teams, Silicon Debug and understanding HVM (High Volume Manufacturing) requirements. Strong debug skills and demonstrated experiences in Perl and TCL scripting are a must. Strong Communications skills and the ability to effectively work with cross functional teams across geographies are required. We are looking for smart and enthusiastic Engineers to develop Design For Testability for our SOCs.
B E / M TechInside this Business Group
The Design Engineering Group is a worldwide team responsible for the design, development, validation, and manufacturing of IPs and SOCs. Our mission is to deliver leadership products through groundbreaking innovations.