Apply Now    
Job ID: JR0155182
Job Category: Engineering
Primary Location: Santa Clara, CA US
Other Locations: Virtual US and Canada;
Job Type:

Electromagnetic Modeling Engineer

Job Description

Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings.  

 

About the group:  

At Design Enablement we enable intel to deliver winning products in the marketplace, we make sure our product design teams get to market faster with leadership products.   

 

About the role:  

You will create high-quality software/flows, work with multiple developers, and follow software design practices. Working with Intel's technology organizations to understand and model existing and future technology features related to the interconnect.   

You will also work with multiple EDA (Electronic Design Automation) companies to co-develop extraction solutions that will be used both internally and as part of Intel's foundry program. Creating new extraction techniques to address upcoming technology features not yet handled in existing industry extraction tools; and/or validating existing extraction solutions against models and measured data.  



Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your schoolwork/classes/research and/or relevant previous job and/or internship/CO-OP experiences. 

 

Education:  
Candidate must have a Ph.D. in Electrical Engineering or Electrical and Computer Engineering with 3+ years of directly related experience

 
Minimum Qualifications: 

3+ years’ experience in C++.  

3+ years’ experience in electromagnetics, parasitic extraction, and device physics.  

 
Preferred Qualifications:  

4+ years of experience with the following:  

  • Scripting languages (e.g. Perl, TCL, Python)  

  • Various solvers (e.g. Raphael, HFSS, Fast Henry, Quick Cap, university-developed tools)  

  • Extraction flows using popular extraction solutions (Ansys, Cadence, StarRC, Quantus etc.)  

  • Knowledge of popular 2.5D and 3D electromagnetic packages   #designenablement

Inside this Business Group

The Design Engineering Group is a worldwide team responsible for the design, development, validation, and manufacturing of IPs and SOCs. Our mission is to deliver leadership products through groundbreaking innovations.



Other Locations
Virtual US and Canada;



Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Annual Salary Range for jobs which could be performed in US, Colorado:
$130,020.00-$195,420.00


Benefits:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, and benefit programs. Find more information about our Amazing Benefits here
Intel is committed to a culture of accessibility.  Intel provides accommodations to applicants and employees with disabilities.  Find information and request accommodation here
USJR0155182
Apply Now    

What would you like to do now?

Connect with Us

Get Job Alerts

Get started
Student Center

Find out more about working at Intel

Learn more
Hiring Process

Hiring Process

Learn more

Grow your network of opportunities