Apply Now    
Job ID: JR0004624
Job Category: Engineering
Primary Location: Santa Clara, CA US
Other Locations:
Job Type: College Grad

DFT engineer

Job Description
The position is in Intel's Design for Test Engineering Group DTEG, part of Platform Engineering Group PEG. The Candidate would be focused on delivering DFT methodology through automation for leading edge SoC microprocessor designs You will work with IP & integration design teams to understand the design and functional-mode behaviors of the logic & circuits. You will become familiar with the DFT designs of past Intel products to leverage their best-known methods and learn from their silicon experiences. Take those learnings, feed it back into the centralized dft team and deliver it to the other teams who would also benefit from the solutions. You will assist in the RTL, schematic implementation, pre-silicon validation & post silicon debug of these DFT features. Come up with innovative solution to scan coverage issues and drive methodologies & automation for it. You will be expected to deliver high-quality documentation for consumption by the pre/post-silicon teams who will use the DFT features.


Qualifications

Must have a MSEE degree in Computer Science, Computer Engineering, or Electrical EngineeringExperience with silicon design or validation Experience with RTL environments such as Verilog

Inside this Business Group


Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.
Apply Now    

What would you like to do now?

Connect with Us

Get Job Alerts

Get started
Student Center

Find out more about working at Intel

Learn more
Hiring Process

Hiring Process

Learn more

Grow your network of opportunities