Apply Now    
Job ID: JR0011047
Job Category: Engineering
Primary Location: Folsom, CA US
Other Locations:
Job Type: College Grad

Analog / Mixed Signal Design Engineer

Job Description
You will be a member of the Non-volatile memory Solutions Group working on NAND memory products as a Analog/Mixed-signal Design engineer. Your responsibilities will include but are not limited to: Custom circuit design, validation, layout interaction, extraction and co-optimization. Top level analog system design and integration, intensive analog and mixed-signal validation and debug. Process, device, template evaluation, and characterization. Understand and contribute to methodology development. In addition, cross team interface skills along with good written and oral communication skills are very important.


Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences.Minimum Qualifications:- The candidate must be pursuing a Master's degree in Electrical Engineering, Computer Engineering or a related discipline.- 6+ months of experience with CMOS semiconductor device physics and silicon processing.- 6+ months of experience with CMOS digital, analog, and I/O circuit design.- 6+ months of experience with transistor-level circuit simulation tools SPICE. Strong communication skills verbal and written - Strong teamwork skills and the capability of performing in a dynamic work environment - Ability to be flexible between multiple roles throughout the life of the project. Preferred Qualifications:- 6+ months of experience in transistor and semiconductor device layout methods.- 6+ months of experience using custom design environments such as Cadence Virtuoso.- 6+ months of experience in DRC, LVS, and post-layout extraction tools.- 6+ months of experience in UNIX and programmingC++, Perl, TCL.- 6+ months of experience in project work using device modeling Hsim, Ultrasim, XA.

Inside this Business Group


Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.
Apply Now    

What would you like to do now?

Connect with Us

Get Job Alerts

Get started
Student Center

Find out more about working at Intel

Learn more
Hiring Process

Hiring Process

Learn more

Grow your network of opportunities